V th variations by random dopant fluctuations (RDF) in intrinsic channel SOI MOSFETs with ultra-thin BOX are investigated by 3D device simulation. It is found that, contrary to bulk and doped channel SOI MOSFETs, V th variations in intrinsic channel SOI MOSFETs decrease with increasing V th . The device design guideline for intrinsic channel SOI MOSFETs is also discussed.
Introduction
Increasing variability of V th is a critical issue for further device scaling. In current bulk MOSFETs, one of the major sources of V th variability is RDF [1, 2] . In particular, bulk MOSFETs with high V th severely suffer from V th variability due to high impurity concentration in channel region. Therefore, a FD SOI MOSFET and a FinFET, using an intrinsic channel to eliminate RDF and controlling V th by gate workfunction engineering, have been proposed. Despite of many substantial advantages in these devices, they have not adopted for mass production yet. One of the reasons is that the process for multiple-workfunctionmetal-gate electrode is very difficult.
On the other hand, it has been found that an intrinsic channel FD SOI structure with ultra-thin BOX and a high impurity concentration substrate is effective not only in reducing RDF but also in controlling V th by changing substrate impurity concentration [3] [4] [5] without applying back bias voltage. Therefore, this device is promising for multiple V th device applications. However, V th variations in different V th in the intrinsic channel FD SOI have not cleared yet.
In this paper, we investigate the V th dependence of V th variability in the intrinsic channel FD SOI MOSFETs with ultra-thin BOX. Extremely small V th variations due to RDF compared with bulk and doped SOI is demonstrated and its physical understanding is discussed. Fig.1 shows schematics of the intrinsic FD SOI with ultra-thin BOX, bulk MOSFETs, and doped channel SOI assumed in this paper. A midgap metal gate electrode is assumed, L g and W g are 40nm, t OX is 1.2 nm, and V d is 1.0V. In SOI MOSFETs, 5-nm and 10-nm BOX layer are assumed, and SOI thickness is 10 nm. The impurity concentration of substrate (N SUB ) is changed in the intrinsic channel SOI, and the channel concentration (N A ) is changed in doped SOI and bulk MOSFETs. By the Monte-Carlo 3D device simulation assuming random dopant distribution, V th of 200 samples is calculated for each condition and the standard deviation of V th (σV th ) due to RDF is derived. Fig. 2 shows simulated I d -V g characteristics of an intrinsic FD SOI MOSFET with thin BOX.
Simulations

Results
Characteristics of intrinsic channel SOI MOSFET:
No considerable degradation of subthreshold slope (SS) due to short channel effect (SCE) is observed even at very low N SUB . Fig. 3 shows V th as a function of N SUB . V th increases as N SUB increases. However, at high N SUB , V th saturates and increases only very slightly. This saturation, which is clearer at thicker t BOX , leads to smaller σV th as mentioned later. Fig. 4 shows the depth profile of the potential in long channel SOI MOSFETs. At high N SUB , the potential at the interface between BOX and substrate sticks to high level due to extremely thin depletion layer, and this causes the V th saturation. Figs. 5 and 6 show V th as a function of t BOX at L g of 40nm and 1μm, respectively. V th increases monotonically as BOX becomes thinner in long channel, while V th decreases in short channel only when N SUB is low. This decrease in V th is caused by the fringing fields through BOX and substrate induced by drain voltage [6] .
V th variations of intrinsic channel SOI MOSFET:
Fig. 7 shows simulated σV th as a function of N SUB . Data in bulk and doped SOI MOSFETs are also shown. In the bulk and doped SOI MOSFETs, σV th rapidly increases as N SUB increases, which is typical and unavoidable in conventional devices. However, in the intrinsic channel SOI MOSFETs, extremely high RDF immunity is clearly observed. Moreover, σV th decreases as N SUB increases, which is never observed in conventional devices. The increase in σV th at low N SUB is caused by the V th decrease by the fringing field mentioned above. Fig. 8 shows simulated σV th as a function of V th . It is confirmed that the intrinsic channel SOI MOSFET has much smaller σV th at a given V th and that σV th decreases as increasing V th . The result indicates this device is very suitable for low power devices with high V th . It is also found that, although a device with thinner t OX (5nm) has larger σV th , it can control V th in a wider range. Fig. 9 shows the cumulative probability plot of V th in the intrinsic channel SOI MOSFET, which shows Gaussian distributions.
Based on these results, we can derive a practical design guideline of intrinsic channel FD SOI MOSFETs with ultra-thin BOX. There exists a tradeoff between σV th and V th control range. By adjusting t BOX and choosing high N SUB , V th can be controlled while maintaining σV th very small.
Conclusions
Extremely high RDF immunity and good V th controllability in FD SOI MOSFETs with thin BOX and highly doped substrate was demonstrated. It is confirmed that the device has very small σV th even at high V th , indicating the device is very suitable for a low power device. At high N SUB , the potential at interface between BOX and substrate sticks to high level due to extremely thin depletion layer. 
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